

An Introduction to Intel Software Guard Extensions (SGX)

33C3

envy

December 28, 2016

Intel Software Guard Extensions (SGX)

- ▶ Extension of the x86 instruction set
 - ▶ Introduced with the Skylake architecture
 - ▶ Allows creation of *enclaves*
 - ▶ I.e. isolated compartments
 - ▶ Enclaves are meant to process sensitive data securely
- Small, tailored application parts can be enclavised
- ▶ All enclave memory is encrypted
 - ▶ Enclave integrity is verified after creation by SGX
 - ▶ Needed trust is reduced to Intel and the CPU package

Use Cases - Three Sides

- I want to run software on my system
 - ▶ Probably don't need SGX

Use Cases - Three Sides

I want to run software somewhere else securely

- ▶ I want to use a more powerful machine
- ▶ I don't trust the remote system/provider

- ▶ Computation without data disclosure
- ▶ Enclave contains my ssh server and host keys on my VPS
- ▶ Contains my luks master key
 - ▶ All crypto has to go through the enclave

→ I can do stuff without the provider seeing what I do

Use Cases - Three Sides

Someone else wants to run software on my system

- ▶ A remote party does not trust me
- ▶ Proprietary software can generate and hide secrets from me
- ▶ Can be used to implement rights management
 - ▶ e.g. only able to start software x times
 - ▶ or use feature y only x times

→ *Someone* can do stuff without me seeing what they do

Enclave Page Cache (EPC)

- ▶ EPC is always encrypted
 - ▶ Memory Encryption Engine inside CPU
 - ▶ Encryption key is generated on boot
 - ▶ Held inside the CPU
 - ▶ Regenerated after sleep
- Enclaves do not survive hibernation and standby




Enclave Page Cache Map (EPCM)

- ▶ Tracks state of all pages in EPC
- ▶ Is a "micro-architectural" data structure
 - ▶ So probably inside the processor package
- ▶ Contains information like
 - ▶ Valid mapping
 - ▶ Permissions
 - ▶ Page type
- ▶ Size of EPCM determines size of EPC



SGX Enclave Control Structure (SECS)


- ▶ One per enclave
- ▶ Contains most enclave metadata
 - ▶ Size, Hash, ...
- ▶ Inaccessible from untrusted and trusted side
 - ▶ Only by the processor itself
- ▶ Immutable after creation



Thread Control Structure (TCS)

- ▶ Enclaves must have at least one TCS
- ▶ Describes an *entry point* into the enclave
- ▶ Multithreading is supported by SGX
- ▶ # of TCS = # of enclave threads
- ▶ Inaccessible from untrusted and trusted side
 - ▶ Only by the processor itself
- ▶ Immutable after creation

- ▶ References the SSA



State Save Area (SSA)


- ▶ Saves the processor state during interrupts
- ▶ At least one SSA per TCS needed
- ▶ Written on interrupt
- ▶ Read on resume



Code and data pages

- ▶ Your code and data goes here
- ▶ Not encrypted before creation
 - ▶ But integrity checked
- ▶ Enclave code and data is public until startup
- Enclaves cannot have secrets during startup
- ▶ Have to inject them later


- ▶ Remaining pages can be used by other enclaves



Enclave Measurement

Each enclave has its own unique hash sum comprised of its page layout and contents

- ▶ *Measurement* of the enclave.
- ▶ Two enclaves with the same measurement are the same enclave
- ▶ Often called MRENCLAVE
- ▶ Used for integrity protection



Enclave Development

- ▶ No special compiler
- ▶ Enclave must be self contained
 - ▶ Statically linked
 - ▶ No system calls
 - ▶ `-nostdinc -nostdlib -nodefaultlibs -nostartfiles`
- ▶ Developer must create a SIGSTRUCT and EINITTOKEN
 - ▶ Contains the MRENCLAVE and is signed
- ▶ EINITTOKEN is signed by an Intel enclave

- ▶ Enter and exit through special instructions

Enclave Development

- ▶ No special compiler
- ▶ Enclave must be self contained
 - ▶ Statically linked
 - ▶ No system calls
 - ▶ `-nostdinc -nostdlib -nodefaultlibs -nostartfiles`
- ▶ Developer must create a SIGSTRUCT and EINITTOKEN
 - ▶ Contains the MRENCLAVE and is signed
- ▶ EINITTOKEN is signed by an Intel enclave
- ▶ Enter and exit through special instructions
- ▶ There exists a SDK to help you out

Instruction Overview

Enclave lifecycle instructions

ECREATE	Starts the enclave creation process
EADD	Adds pages to an enclave during creation
EEXTEND	Calculates the checksum of newly added pages
EINIT	Finalize the creation process
EENTER	Enter an enclave
EEXIT	Exit an enclave
ERESUME	Resume an enclave

kernel mode

user mode

Enclave Creation

Enclave creation is handled by the kernel

1. Create enclave with ECREATE
 - ▶ Creates SECS
2. Add pages with EADD
 - ▶ TCS, SSA and all other pages
3. Update hash sum with EEXTEND
4. Repeat 2 and 3 until all pages are added
5. Finalize creation with EINIT

EINIT will check the generated measurement with the signed measurement in EINITTOKEN.

The enclave will only be launched, if they match.

Enter and Exit

Entering an enclave can only be done from user space

- ▶ Call `EENTER`
- ▶ Specify which TCS to use

To exit an enclave synchronously

- ▶ Call `EEXIT`
- ▶ SGX does not clear registers for you!


Enclave and Interrupts

Interrupts are transparent to enclaves

- ▶ They generate asynchronous enclave exits (AEX)
- ▶ On enter, an asynchronous exit handler (AEP) is registered
- ▶ AEP is called every time an AEX occurs
- ▶ AEP decides to resume enclave or not
 - ▶ By either calling `ERESUME` or ...not

The same mechanism is used if an exception or fault occurs inside the enclave

Handling an AEX



Attestation

- ▶ Enclaves can prove to us, that they are enclaves
 - ▶ and that they are *the* enclave they claim to be
- ▶ This allows for secure communication with enclaves

- ▶ Local Attestation
 - ▶ Between two enclaves on the same system
- ▶ Remote Attestation
 - ▶ Between an enclave and a remote party

Local Attestation

- ▶ EREPORT instruction for generating reports
 - ▶ MAC'd by the processor
 - ▶ Made for a specific target enclave
 - ▶ EGETKEY instruction to obtain report key
 - ▶ Reports can have a payload
 - ▶ E.g. usable as a nonce for DH
- Secure channel between two enclaves

Local Attestation

Enclaves Alice and Bob want to verify their identity to each other

1. Alice sends her MRENCLAVE to Bob
2. Bob calls EREPORT with Alice's MRENCLAVE
3. Bob sends the report to Alice
4. Alice verifies report
 - ▶ Using a report key obtained via EGETKEY
5. Repeat for other direction

Remote Attestation

- ▶ Special enclave called Quoting Enclave (QE)
 - ▶ Signed by Intel
 - ▶ Creates a *quote* from a report
1. Enclave does local attestation with QE
 2. Quote sent to remote party
 3. Remote party asks Intel to verify quote
- ▶ Like reports, quotes can have a payload
 - ▶ E.g. usable as a nonce for DH
- Secure channel between enclave and remote party

Sealing

- ▶ Enclave might want to store data persistently
 - ▶ EGETKEY instruction to create a key based on either
 - ▶ MRENCLAVE
 - ▶ MRSIGNER
 - ▶ Key also contains platform specific values
- Same enclave on different platform gets different keys
1. Get key
 2. Encrypt data
 3. Give it to untrusted system to store it

You cannot trust the untrusted system, yet you need to give it the the sealed data and trust it to store them.

Sealing

Sealing with an MRENCLAVE key

- ▶ Only this enclave can read the data

Sealing with an MRSIGNER key

- ▶ All enclaves signed by the same signing key can read the data
- ▶ Allows for forward compatibility and enclave updates
 - ▶ Enclave v2 can read v1 sealed data

Monotonic counters

- ▶ SDK allows for monotonic counters
- ▶ Preserve state after enclave destruction

Creating a monotonic counter (MC) involves writing to the non-volatile memory available in the platform. Repeated write operations could cause the memory to wear out during the normal lifecycle of the platform.

- ▶ I suspect the counters are managed by Intel ME
- ▶ They only work on Windows with installed ME drivers

SDK

- ▶ Windows and Linux SDK available
 - ▶ For C/C++ development
 - ▶ Ships with an in-enclave libstdc/libstdcxx
- ▶ Linux SDK is open source:
 - ▶ Driver <https://github.com/01org/linux-sgx-driver>
 - ▶ SDK <https://github.com/01org/linux-sgx/>
 - ▶ Binaries <https://01.org/intel-softwareguard-extensions>
- ▶ Windows SDK is not open source
 - ▶ They share the same in-enclave libc, so it's part open source
- ▶ SDK has an simulation mode, you don't need hardware
- ▶ Contains some samples

Graphene

- ▶ Library OS for Linux with SGX support
 - ▶ <https://github.com/oscarlab/graphene>

With the Intel SGX support, Graphene Library OS can secure a critical application in a hardware encrypted memory region. Graphene Library OS can protect applications against malicious system stack, with minimal porting effort.

→ Run legacy applications in enclaves


Attacks

Bug exploitation in enclaves

- ▶ Exploit synchronization bugs in enclaves
 - ▶ AsyncShock: Exploiting Synchronisation Bugs in Intel SGX Enclaves
 - ▶ <https://www.ibr.cs.tu-bs.de/users/weichbr/papers/esorics2016.pdf>

Haven

Shielding Applications from an Untrusted Cloud with Haven¹



¹<https://www.usenix.org/system/files/conference/osdi14/osdi14-paper-baumann.pdf>

Haven

Shielding Applications from an Untrusted Cloud with Haven¹

- ▶ OSDI 2014, Microsoft Research
 - ▶ SQL Server and Apache httpd
 - ▶ They say low performance overhead
 - ▶ Assume whole working set fits in enclave
- With 128MB EPC limit unrealistic
- ▶ Not available

¹<https://www.usenix.org/system/files/conference/osdi14/osdi14-paper-baumann.pdf>

VC3

VC3: Trustworthy Data Analytics in the Cloud using SGX²

- ▶ IEEE Security & Privacy 2015, Microsoft Research
- ▶ Trusted MapReduce
- ▶ Encrypted map and reduce functions
- ▶ Small TCB
- ▶ Not available

²[http:](http://www.ieee-security.org/TC/SP2015/papers-archived/6949a038.pdf)

SCONE

SCONE: Secure Linux Containers with Intel SGX³

- ▶ OSDI 2016, TU Dresden
- ▶ Docker meets SGX
- ▶ Smaller TCB than Haven, only modified libc
- ▶ Might be available next year

³[http:](http://www.ieee-security.org/TC/SP2015/papers-archived/6949a038.pdf)

Sources

- ▶ SGX Secure Enclaves in Practice
(<https://www.blackhat.com/docs/us-16/materials/us-16-Aumasson-SGX-Secure-Enclaves-In-Practice-Security-And-Cryptography.pdf>)
- ▶ Intel SGX Explained (118 p.)
(<https://eprint.iacr.org/2016/086.pdf>)